

2013-2014, VMDS, M.Tech (VLSI) I Sem

LESSON PLAN

Period	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
1	17/10/13	An overview of design procedure and the system design using CAD Tools	I	CL		
2	18/10/13	Design Entry Synthesis, Simulation, optimization	I	11		
3	18/10/13	Place and Route, Design verification Tools.	I	11		
4	24/10/13	Examples using Commercial/PC Based VHDL languages	I	11		
5	25/10/13	Top down design with VHDL Subprograms	I	11		
6	26/10/13	Controller description VHDL operation	I	11		
7	31/10/13	Characterizing Hardware Languages	II	11		
8	7/11/13	Object and class, Signal Assignments	II	11		
9	8/11/13	Concurrent and Sequential Assignments	II	11		
10	9/11/13	Structural Specification of Hardware	II	11		
11	14/11/13	Port Library coding of primitives	II	11		
12	15/11/13	Building Interactive Networks	II	11		
13	15/11/13	Modeling A Test Bench Binding	II	11		
14	21/11/13	A Test Bench Binding Alternative Topdown way	II	11		
15	21/11/13	Design Organization and Parameterization	III	11		
16	22/11/13	Definition and usage of subprograms	III	11		
17	28/11/13	Packaging path and utilities	III	11		
18	28/11/13	Design parameterization	III	11		
19	29/11/13	Design configuration	III	11		
20	5/12/13	Design Libraries	III	11		

LESSON PLAN

Period	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
21	6/12/13	Utilities for High-level description - Type conversion	IV	CL		
22	6/12/13	Case, VHDL operation	IV	11		
23	11/12/13	Subprogram parameter types	IV	11		
24	13/12/13	Subprogram overloading	IV	11		
25	15/12/13	Other types and type related issues	IV	11		
26	14/12/13	Preddefined Attributes, Undefined Attributes	IV	11		
27	19/12/13	Packaging Basic Utilities	IV	11		
28	28/12/13	Multiplying and data selecting state machine description	V	11		
29	29/12/13	Open Collections, Three State Bussing, General data flow	V	11		
30	26/12/13	Updating Basic Utilities, Behavioral description of hardware	V	11		
31	29/12/13	Process Statement Association, Statement sequential statements	V	11		
32	29/12/13	Formal VHDL operations, MIS-based design	V	11		
33	2/1/14	Parameter CPU, Behavioral description of parameter	VI	11		
34	3/1/14	Bussing Structure, Data flow description	VI	11		
35	3/1/14	Test Bench for the parameter CPU	VI	11		
36	5/1/14	A more realistic parameter	VI	11		
37	5/1/14	Interface design and modeling	VI	11		
38	5/1/14	VHDL as a modeling language	VI	11		