

# LESSON PLAN

Period	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
1		Important Concepts in VERILOG: Basics of Verilog Language	<u>I</u>	Black Board		
2		Operators	"	"		
3		Hierarchy	"	"		
4		Procedures and Assignment	"	"		
5		Timing Controls and Delay	"	"		
6		Tasks and Functions Control statements	"	"		
7		Logic Gate Modeling	"	"		
8		Modeling Delay	"	"		
9		Altering Parameters	"	"		
10		Other Verilog Features	"	"		
11		Synthesis And Simulation Verilog & Using HDL Logic Synthesis	<u>II</u>	Black Board		
12		VHDL And Logic Synthesis	"	"		
13		Memory Synthesis	"	"		
14		FSM Synthesis	"	"		
15		Memory Synthesis	"	"		
16		Performance-Driven Synthesis	"	"		
17		Simulation - Types of Simulation	"	"		
18		Logic systems Working of Logic Simulation	"	"		
19		Synthesis & Simulation Using HDLS-2: Cell Models	<u>III</u>	Black Board		
20		Delay Models state Timing Analysis	"	"		

## LESSON PLAN

Period	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
21		Formal Verification	"	"		
22		Switch-level Simulation Transistor-level Simulation	"	"		
23		CAD Tools for Synthesis & Simulation Modelism & Leonardo Spectrum	"	"		
24		Pspice Models for Transistors	<u>IV</u>	Black Board		
25		A/D & D/A Sample and Hold Circuits	"	"		
26		Digital System Building Blocks	"	"		
27		Design and Analysis of Analog & Digital Circuits	"	"		
28		Fundamental of Analog & Digital Simulation	<u>V</u>	Black Board		
29		Mixed Signal Simulation Configurations	"	"		
30		Understanding Modeling	"	"		
31		Integration to CAE Environments	"	"		
32		Analyses of Analog Circuits: Eg. A/D, D/A converters	"	"		
33		UP and Down Converters	"	"		
34		Companders etc	"	"		
35		An overview of High Speed PCB Design	<u>VI</u>	BB		
36		Design Entry	"	"		
37		Simulation and Layout Tools for PCB	"	"		
38		Introduction to OrCAD PCB Design Tools	"	"		