LESSON PLAN

Period	Date (Tentative)	Topic	Unit No	Teaching Methodology	Remarks	Corrective Action Upon Review
1	1/10/13	Review of MOSFET electronics	I	Blackboard		
		MOS, CMOS, Bicmos Technology Trends	"	"		
2	15/10/13	Lithography oxidations	"	"		
3	1/10/13	Ion Implantation Metalisation and	"	"		
		Diffusion Techniques	"	"		
4	24/10/13	Ids - Vds Relationship	"	"		
5	28/10/13	threshold Voltage Vt	"	"		
		Transconductance gm & Mbs	"	"		
6	29/10/13	Pass transistor	"	"		
		NMOS, CMOS & BiCMOS Inverters	"	"		
7	30/10/13	Zpu / Zpd Relation	"	"		
8	31/10/13	MOS transistor Circuit Model	"	"		
		Latch-up in CMOS circuits	"	"		
9	1/11/13	Introduction to layout design & tools	II	"		
		Transistor structures	"	"		
10	5/11/13	wires and Vias	"	"		
		Scalable design rules	"	"		
11	6/11/13	Layout Design tools	"	"		
		Introduction Logic Gates & layout	"	PPT		
12	7/11/13	Static Complementary gate	"	"		

LESSON PLAN

Period	Date (Tentative)	Topic	Unit No	Teaching Methodology	Remarks	Corrective Action Upon Review
13	8/11/13	Switch logic	II	PPT		
		Alternative gate Circuits	"	"		
		Low Power Gates	"	"		
14	9/11/13	Resistive and Inductive interconnect delays	"	"		
15	11/11/13	Introduction to combinational	III	Blackboard		
		logic networks	"	"		
16	15/11/13	Layouts	"	PPT		
		Simulation	"	"		
17	18/11/13	Network Delay	"	"		
		Interconnect design	"	"		
18	21/11/13	Power optimization	"	"		
19	22/11/13	Switch logic Networks	"	"		
20	25/11/13	Gate & network	"	"		
		testing	"	"		
21	28/11/13	Introduction to sequential systems	IV	"		
		Memory cells & Arrays	"	"		
22	29/11/13	Clocking Disciplines				
23	30/11/13	one phase & two phase				
24	2/12/13	Clocking Systems				

LESSON PLAN

Period	Date Tentative	Topic	Unit No	Teaching Methodology	Remarks	Corrective Action Upon Review
		System design	IV	PPT		
25	8/1/13	Power optimization	"	"		
		Design validation	"	"		
26	9/1/13	Sequential testing	"	"		
27	10/1/13	Introduction to floorplanning &	V	"		
		Architecture design	"	"		
28	13/1/13	Floorplanning methods	"	"		
29	14/1/13	off-chip connections	"	"		
		High level synthesis	"	"		
30	15/1/13	Architecture for low power	"	"		
31	16/1/13	SOC & Embedded CPUS	"	"		
32	17/1/13	Architecture testing	"	"		
33	20/1/13	Introduction to CAD systems (Algorithms) &	VI	Blackboard		
		Chip design	"	"		
34	21/1/13	Layout synthesis	"	"		
		Layout Analysis	"	"		
35	22/1/13	Scheduling & Binding	"	"		
36	23/1/13	Hardware/Software	"	"		

LESSON PLAN

Period	Date Tentative	Topic	Unit No	Teaching Methodology	Remarks	Corrective Action Upon Review
		Design	VI	Blackboard		
37	24/1/13	Chip design	"	"		
		methodologies	"	"		
38	3/1/14	A simple design	"	"		
		example	"	"		
39	3/1/14	Revision	I, II & III Units	"		
40	4/1/14	Revision	IV, V & VI Units	"		